

ISO²-CMOS MT9196 Integrated Digital Phone Circuit (IDPC)

Data Sheet

January 2006

Features

- Programmable m-Law/A-Law CODEC and Filters
- Programmable CCITT (G.711)/sign-magnitude coding
- Programmable transmit, receive and side-tone gains
- Digital DTMF and single tone generation
- Fully differential interface to handset transducers
- Auxiliary analog interface
- Interface to ST-BUS/SSI (compatible with GCI)
- Serial microport control
- Single 5 volt supply, low power operation
- Anti-howl circuit for group listening speakerphone applications

Applications

- Digital telephone sets
- Wireless telephones
- Local area communications stations

Ordering Information							
MT9196AP MT9196AE MT9196AS MT9196ASR MT9196APR MT9196AE1 MT9196APR1 MT9196AS1 MT9196AS1 MT9196AS1	28 Pin PLCC 28 Pin PDIP 28 Pin SOIC 28 Pin SOIC 28 Pin PLCC 28 Pin PLCC* 28 Pin PLCC* 28 Pin PLCC* 28 Pin SOIC* 28 Pin SOIC* 28 Pin SOIC*	Tubes Tubes Tape & Reel Tape & Reel Tubes Tape & Reel Tubes Tubes Tubes Tape & Reel					
	-40°C to +85°C						

Description

The MT9196 Integrated Digital Phone Circuit (IDPC) is designed for use in digital phone products. The device incorporates a built-in Filter/Codec, digital gain pads, DTMF generator and tone ringer. Complete telephony interfaces are provided for connecting to handset and speakerphone transducers. Internal register access is provided through a serial microport compatible with various industry standard micro-controllers.

The device is fabricated in Zarlink's ISO²-CMOS technology ensuring low power consumption and high reliability.




Figure 1 - Functional Block Diagram

1

VRef VBias M+ M-VSSA MIC+ AUXin 28 VSSA 27 MIC+ 26 AUXin 25 AUXout 24 VSS SPKR 23 SPKR-21 HSPKR-21 HSPKR-20 HSPKR-19 VDD 18 XSTAL2 17 CLOCKin 16 STB/F0i 15 Din 2 1 28 27 26 25 C 1 2 M-M+ 3 4 5 3 4 5 PWRST VBias AUXout VSS SPKR VRef IC **6** 24 PWRST IC VS<u>SD</u> CS SPKR+ 7 23 6 7 IC 6 VS<u>SD</u>7 CS 8 SCLK 9 DATA1 10 DATA2 11 WD 12 IRQ 13 Dout 14 ⊐ 8 22 SPKR-SCLK 21 HSPKR+ 9 20 HSPKR-DATA1 ⊐10 19 □ 13 14 15 16 17 18 □ □ □ □ □ □ □ □ 11 12 || DATA2 VDD CLOCKin XSTAL2 Din STB/F0i WD IRQ Dout 28 PIN PLCC 28 PIN SOIC/PDIP

Figure 2 - Pin Connections

Pin Description

Pin #	Name	Description			
1	M-	Inverting Microphone (Input). Inverting input to microphone amplifier from the handset microphone.			
2	M+	Non-Inverting Microphone (Input). Non-inverting input to microphone amplifier from the handset microphone.			
3	V _{Bias}	Bias Voltage (Output). (V_{DD} /2) volts is available at this pin for biasing external amplifiers. Connect 0.1 μ F capacitor to V_{SSA} .			
4	V_{Ref}	Reference voltage for codec (Output). Nominally [$(V_{DD}/2)$ -1.5] volts. Used internally. Connect 0.1 μ F capacitor to V_{SSA} .			
5	PWRST	Power-up Reset (Input). CMOS compatible input with Schmitt Trigger (active low).			
6	IC	Internal Connection. Tie externally to V _{SS} for normal operation.			
7	V _{SSD}	Digital Ground. Nominally 0 volts.			
8	CS	Chip Select (Input). This input signal is used to select the device for microport data transfers. Active low. TTL level compatible.			
9	SCLK	Serial Port Synchronous Clock (Input). Data clock for microport. TTL level compatible.			
10	DATA1	Bidirectional Serial Data. Port for microprocessor serial data transfer. In Motorola/National mode of operation, this pin becomes the data transmit pin only and data receive is performed on the DATA2 pin. TTL level compatible input levels.			
11	DATA2	Serial Data Receive. In Motorola/National mode of operation, this pin is used for data receive to the IDPC. In Intel mode, serial data transmit and receive are performed on the DATA1 pin and DATA2 is disconnected. Input level TTL compatible.			
12	WD	Watchdog (Output). Watchdog timer output. Active high.			
13	IRQ	Interrupt Request (Open Drain Output). Low true interrupt output to microcontroller.			

Data Sheet

Pin Description (continued)

Pin #	Name	Description				
14	D _{out}	Data Output. A tri-state digital output for 8 bit wide channel data being sent to the Layer 1 device. Data is shifted out via this pin concurrent with the rising edge of BCL during the timeslot defined by STB, or according to standard ST-BUS timing.				
15	D _{in}	Data Input. A digital input for 8 bit wide channel data received from the Layer 1 device. Data is sampled on the falling edge of BCL during the timeslot defined by STB, or according to standard ST-BUS timing. Input level is CMOS compatible.				
16	STB/F0i	Data Strobe/Frame Pulse (Input). For SSI mode this input determines the 8 bit timeslot used by the device for both transmit and receive data. This active high signal has a repetition rate of 8 kHz. Standard frame pulse definitions apply in ST-BUS mode. CMOS level compatible input.				
17	CLOCKin	Clock Input. The clock provided to this input is used by the internal phone functions. In ST-BUS mode this is the C4i input. In SSI synchronous mode, this is the Bit Clock input. In SSI-asynchronous mode this is an asynchronous 4 MHz Master Clock input.				
18	XSTL2	Crystal Input (4.096 MHz). Used in conjunction with the CLOCKin pin to provide the master clock signal via external crystal.				
19	V _{DD}	Positive Power Supply (Input). Nominally 5 volts.				
20	HSPKR-	Inverting Handset Speaker (Output). Output to the handset speaker (balanced).				
21	HSPKR+	Non-Inverting Handset Speaker (Output). Output to the handset speaker (balanced).				
22	SPKR-	Inverting Speaker (Output). Output to the speakerphone speaker (balanced).				
23	SPKR+	Non-Inverting Speaker (Output). Output to the speakerphone speaker (balanced).				
24	V _{SS} SPKR	Power Supply Rail for Speaker Driver. Nominally 0 Volts.				
25	AUX _{out}	Auxiliary Port (Output). Access point to the D/A (analog) signals of the receive path as well as to the various analog inputs.				
26	AUX _{in}	Auxiliary Port (Input). An analog signal may be fed to the filter/codec transmit section and various loopback paths via this pin. No external anti-aliasing is required.				
27	MIC+	Non-inverting on-hook answer back Microphone (Input). Microphone amplifier non- inverting input pin.				
28	V _{SSA}	Analog Ground (Input). Nominally 0 V.				

Overview

The functional block diagram of Figure 1 depicts the main operations performed by the MT9196 IDPC. Each of these functional blocks will be described individually in the sections to follow. This overview will describe some of the end-user features which may be implemented as a direct result of the level of integration found within the IDPC.

The main feature required of a digital telephone is to convert the digital Pulse Code Modulated (PCM) information, being received by the telephone set, into an analog electrical signal. This signal is then applied to an appropriate audio transducer such that the information is finally converted into intelligible acoustic energy. The same is true of the reverse direction where acoustic energy is converted first into an electrical analog and then digitized (into PCM) before being transmitted from the set. Along the way if the signals can be manipulated, either in the analog or the digital domains, other features such as gain control and signal generation may be added. Finally, most electro-acoustic transducers (loudspeakers) require a large amount of power if they are to develop an acoustic signal. The inclusion of audio amplifiers to provide this power is required.

The IDPC features complete Analog/Digital and Digital/Analog conversion of audio signals (Filter/CODEC) and an analog interface to electro-acoustic devices (Transducer Interface). Full programmability of the receive path and side-tone gains is available to set comfortable listening levels for the user. Transmit path gain control is available for setting nominal transmit levels into the network. A digital, anti-feedback circuit permits both the handset microphone and the speaker-phone speaker to be enabled at the same time for group listening applications. This anti-feedback circuit limits the total loop gain there by preventing a singing condition from developing.

Signalling in digital telephone systems, behind the PBX or standard ISDN applications, is handled on the D-channel and generally does not require DTMF tones. Locally generated tones, in the set, however, can be used to provided "comfort tones" or "key confirmation" to the user, similar to the familiar DTMF tones generated by conventional phones during initial call set-up. Also, as the network slowly evolves from the dial pulse/DTMF methods to the D-Channel protocols it is essential that the older methods be available for backward compatibility. As an example, once a call has been established (i.e., from your office to your home) using the D-Channel signalling protocol it may be necessary to use in-band DTMF signalling to manipulate your personal answering machine in order to retrieve messages. Thus the locally generated tones must be of network quality. The IDPC can generate the required tone pairs as well as single tones to accommodate any in-band signalling requirement.

Each of the programmable parameters within the functional blocks is accessed through a serial microcontroller port compatible with Intel MCS-51[®], Motorola SPI[®] and National Semiconductor Microwire[®] specifications.

Functional Description

In this section each of the functional blocks within IDPC is described along with all of the associated control/status bits. Each time a control/status bit(s) is described it is followed by the address register where it will be found. The reader is referred to the section titled 'Register Summary' for a complete listing of all address registers, the control/status bits associated with each register and a definition of the function of each control/status bit. The Register Summary is useful for future reference of control/status bits without the need to locate them in the text of the functional descriptions.

Filter/CODEC

The Filter/CODEC block implements conversion of the analog 3.3 kHz speech signals to/from the digital domain compatible with 64 kb/s PCM B-Channels. Selection of companding curves and digital code assignment are register programmable. These are CCITT G.711 A-law or μ -Law, with true-sign/ Alternate Digit Inversion or true-sign/Inverted Magnitude coding, respectively. Optionally, sign- magnitude coding may also be selected for proprietary applications.

The Filter/CODEC block also implements transmit and receive audio path gains in the analog domain. These gains are in addition to the digital gain pad section and provide an overall path gain resolution of 1.0 dB. A programmable gain, voice side-tone path is also included to provide proportional transmit speech feedback to the handset receiver. Figure 3 depicts the nominal half-channel and side-tone gains for the IDPC.

On \overline{PWRST} (pin 5) the Filter/CODEC defaults such that the side-tone path, dial tone filter and 400 Hz transmit filter are off, all programmable gains are set to 0 dB and CCITT μ -Law is selected. Further, the Filter/CODEC is powered down due to the control bits of the Path Control Registers (addresses 12h and 13h) being reset.

The internal architecture is fully differential to provide the best possible noise rejection as well as to allow a wide dynamic range from a single 5 volt supply design. This fully differential architecture is continued into the Transducer Interface section to provide full chip realization of these capabilities for the handset and loudspeaker functions.

A reference voltage (V_{Ref}), for the conversion requirements of the CODEC section, and a bias voltage (V_{Bias}), for biasing the internal analog sections, are both generated on-chip. V_{Bias} is also brought to an external pin so that it may be used for biasing external gain plan setting amplifiers. A 0.1 μ F capacitor must be connected from V_{Bias} to analog ground at all times. Likewise, although V_{Ref} may only be used internally, a 0.1 μ F capacitor from the V_{Ref} pin to ground is required at all times. The analog ground reference point for these two capacitors must be physically the same point. To facilitate this the V_{Ref} and V_{Bias} pins are situated on adjacent pins.

The transmit filter is designed to meet CCITT G.714 specifications. The nominal gain for this filter path is 0 dB (gain control = 0 dB). Gain control allows the output signal to be increased up to 7 dB. An anti-aliasing filter is included. This is a second order lowpass implementation with a corner frequency at 25 kHz. Attenuation is better than 32 dB at 256 kHz and less than 0.01 dB within the passband.

An optional 400 Hz high-pass function may be included into the transmit path by enabling the Tfhp bit in the Control Register 1 (address 0Eh). This option allows the reduction of transmitted background noise such as motor and fan noise.




Figure 3 - Audio Gain Partitioning

The receive filter is designed to meet CCITT G.714 specifications. The nominal gain for this filter path is 0 dB (gain control = 0dB). Gain control allows the output signal to be attenuated up to 7 dB. Filter response is peaked to compensate for the sinx/x attenuation caused by the 8 kHz sampling rate.

The Rx filter function can be altered by enabling the Dial EN control bit in Control Register 1 (address 0Eh). This causes another low-pass function to be added with a 3 dB point at 1200 Hz. This function is intended to improve the sound quality of digitally generated dial tone received as PCM.

Side-tone is derived from the Tx filter before the LP/HP filter section and is not subject to the gain control of the Tx filter section. Side-tone is summed into the receive handset transducer driver path after the Rx filter gain control

section so that Rx gain adjustment will not affect side-tone levels. The side-tone path may be enabled/disabled with the Voice sidetone bit located in the Receive Path Control Register (address 13h).

Transmit and receive filter gains are controlled by the $TxFG_0$ - $TxFG_2$ and $RxFG_0$ - $RxFG_2$ control bits, respectively. These are located in the FCODEC Control Register 1 (address 0Ah). Transmit filter gain is adjustable from 0 dB to +7 dB and receive filter gain from 0 dB to -7 dB, both in 1 dB increments.

Side-tone filter gain is controlled by the STG_0 - STG_2 control bits located in the FCODEC Control Register 2 (address 0Bh). Side-tone gain is adjustable from -9.96 dB to +9.96 dB in 3.32 dB increments.

Companding law selection for the Filter/CODEC is provided by the A/ μ companding control bit while the coding scheme is controlled by the sign-mag/CCITT control bit. Both of these reside in Control Register 2 (address 0Fh). Table 1 illustrates these choices.

Code	Sign/	CCITT (G.711)			
Code	Magnitude	μ -Law	A-Law		
+ Full Scale	1111 1111	1000 0000	1010 1010		
+ Zero	1000 0000	1111 1111	1101 0101		
-Zero (quiet code)	0000 0000	0111 1111	0101 0101		
- Full Scale	0111 1111	0000 0000	0010 1010		

Table 1

The Filter/CODEC autonull circuit ensures that transmit PCM will contain no more than ± 1 bit of offset due to internal circuitry.

Digital Gain and Tone Generation

The Digital gain and Tone generator block is located, functionally, between the serial FDI port and the Filter/CODEC block. Its main function is to provide digital gain control of the transmit and receive audio signals and to generate digital patterns for DTMF and tone ringer signals.

Gain Control

Gain control is performed on linear code for both the receive and the transmit PCM. Gain control is set via the Digital Gain Control Register at address 19h. Gain, in 3.0 dB increments, is available within a range of +21.0 dB to -24 dB.

DTMF Generator

The digital DTMF circuit generates a dual sine-wave pattern which may be routed into the receive path as comfort tones or into the transmit path as network signalling. In both cases the digitally generated signal will undergo gain adjustment as programmed into the transmit and receive gain control registers. Gain control is assigned automatically as functions are selected via the transmit and receive path control registers.

The composite signal output level in the transmit direction is -4 dBm0 (μ -Law) and -10 dBm0 (A-law) with programmable gains at zero dB. Pre-twist of 2.0 dB is incorporated into the composite signal resulting in a low tone output level of -8.12 dBm0 and a high group level of -6.12 dBm0 (for μ -Law, 6 dB lower for A-Law). Note that these levels will be influenced by the Anti-Howling circuit when it is enabled (see Anti-Howling section for more details). DTMF side-tone levels are set to -28 dBm0 from the generator circuit. Other receive path gains must be included when calculating the analog output signal levels. Adjustments to these levels may be made by altering the settings of the Gain Control register (address 19h).

The frequency of the low group tone is programmed by writing an 8-bit coefficient into the Low Tone Coefficient Register (address 1Ah) while the high group tone frequency uses the 8-bit coefficient programmed into the High Tone Coefficient Register (address 1Bh). Both coefficients are determined by the following equation:

Frequency (in Hz) = 7.8125 x COEFF

Where COEFF is an integer between 0 and 255. Frequency resolution is 7.8125 Hz in the range 0 to 1992 Hz.

Low and high tones are enabled individually via the LoEn and HiEN control bits (DTMF/Ringer Control Register, address 18h). This not only provides control over dual tone generation but also allows single tone generation using either of the enable bits and its associated coefficient register.

After programming and enabling the tone generators as described, selection of transmit and/or receive path destinations are carried out via the Path Control Registers (see Path Control section). In addition receive sidetone DTMF must be selected via the DTMF StEN bit (DTMF/Tone ringer Register, address 18h) so that it replaces the received PCM in the Rx Filter path.

Frequency (Hz)	COEFF	Actual Frequency	% Deviation
697	59h	695.3	20%
770	63h	773.4	+.40%
852	6Dh	851.6	05%
941	79h	945.3	+.46%
1209	9Bh	1210.9	+.20%
1336	ABh	1335.9	.00%
1477	BDh	1476.6	03%
1633	D1h	1632.8	01%

Table 2 - DTMF Frequencies

DTMF Signal to distortion:

The sum of harmonic and noise power in the frequency band from 50 Hz to 3500 Hz is typically more than 30 dB below the power in the tone pair. All individual harmonics are typically more than 40 dB below the level of the low group tone.

Table 2 gives the standard DTMF frequencies, the coefficient required to generate the closest frequency, the actual frequency generated and the percent deviation of the generated tone from the nominal.

Tone Ringer

A dual frequency squarewave ringing signal may be applied to the handsfree speaker driver to generate a call alerting signal. To enable this mode the Ring En bit (address 18h) must be set as well as the ringer function to the loudspeaker via the Receive Path Control Register (address 13h). Ring En is independent of the DTMF enable control bits (see Lo EN and Hi EN). Since both functions use the same coefficient registers they are not usually enabled simultaneously.

The digital tone generator uses the values programmed into the low and high Tone Coefficient Registers (addresses 1Ah and 1Bh) to generate two different squarewave frequencies.

Both coefficients are determined by the following equation:

COEFF = [32000/Frequency (Hz)] - 1

where COEFF is an integer between 1 and 255. This produces frequencies between 125 - 16000 Hz with a non-linear resolution.

The ringer program switches between these two frequencies at a 5 Hz or 10 Hz rate as selected by the WR bit in the DTMF/Tone ringer register (address 18h).

Anti-Howl

IDPC includes an Anti-Howling circuit plus speaker gain control circuit to allow for group listening operation. Although this is the main function of the circuit there are additional modes in which it may be used as defined by the MS1 and MS0 control bits (address 1Ch).

0	0	Tx noise reduction (squelch)
0	1	Rx noise reduction (squelch)
1	0	switched loss group listening
		(anti-howling)
1	1	Tx/Rx switched loss

The circuit is enabled by setting the Anti-howl Enable bit (address 1Ch) and selecting the required operational mode (MS0 & MS1) as described.

For all modes of operation the switching levels and inserted loss are programmed as follows.

Switching decisions are made by comparing either the transmit or the receive signal level to threshold levels stored in the High Threshold Register (address 1Dh) and the Low Threshold Register (address 1Eh). Threshold data is encoded in PCM sign-magnitude format excluding the sign bit. For example; THh0 - THh3 encode the PCM step number while THh4 - THh6 encode the PCM chord number for the high threshold. Similarly for the THI0 - THI6 bits of the low threshold. The difference between the high and low threshold levels provides the circuit with hysteresis to prevent uncontrolled operation. The low level threshold must never be programmed to a value higher than the one stored in the high level threshold. If this occurs the circuit will become unstable.

Loss is implemented, in the chosen path, by subtracting the value set by the Pad0 - Pad3 control bits from the appropriate gain value set by the RxG0 - RxG3 or TxG0 - TxG3 control bits (see Digital Gain Register, address 19h). The minimum digital gain is limited to -24 dB regardless of the mathematical result of this operation. The path without loss reverts to the gain value programmed into the Digital Gain Register.

The magnitude of the switched loss defaults to 12 dB on power up but can be programmed to between 0 and 21 dB using the Pad0 - Pad2 control bits (address 1Ch).

Pad2	Pad1	Pad0	Attenuation (dB)
0	0	0	0
0	0	1	3
0	1	0	6
0	1	1	9
1	0	0	12
1	0	1	15
1	1	0	18
1	1	1	21

Switched Loss for Group Listening (anti-howling)

Group listening is defined as a normal handset conversation with received speech also directed to the loudspeaker for third party observation. In this mode, if the handset microphone is moved into close proximity of the loudspeaker a feedback path will occur resulting in a singing connection. To prevent this the anti-howling circuit introduces a switched loss into either the transmit or receive paths dependent upon the transmit path speech activity.

Loss switching is determined by comparing the signal level in the transmit path with the high level threshold stored at address 1Dh. When the transmit signal level exceeds this threshold the programmed loss is switched from the transmit path to the receive path. Once switching has occurred the transmit signal level is then compared to a low level threshold stored at address 1Eh. When the transmit signal level falls below this threshold the programmed loss is switched from the transmit signal level falls below this threshold the programmed loss is switched from the received path back to the transmit path and comparison reverts back to the high threshold level.

Since the received digital gain control is used to set the listening level of the received speech, for both handset receiver and loudspeaker, it is necessary to provide additional gain in the loudspeaker path so that its receive level can be controlled independently from the receiver output. The Gain0 to Gain3 control bits (address 0Bh) are used to boost the loudspeaker output to a comfortable listening level for the third parties in group listening. Generally the Gain3 bit should be set to logic 1 in this mode. This increases the gain programmed via the Gain0 - Gain2 bits by a factor of 8 dB. In group listening a speaker gain setting of 4 to 16 dB will be required to set a comfortable group listening level after the handset user has adjusted their listening level as required.

Since the anti-howling circuit has dynamic control over the transmit and receive gain control registers, it is recommended that this function be turned off momentarily when DTMF tone generation is required. This will ensure that the proper transmit levels are attained.

Transmit Noise Reduction (squelch)

The transmit signal may be muted to eliminate transmission of excessive background noise.

In this mode the signal level in the transmit path is compared with the high level threshold stored at address 1Dh. When the transmit signal level exceeds this threshold no loss is inserted into the transmit path. After exceeding the high level threshold the transmit signal level is then compared to a low level threshold stored at address 1Eh. When the transmit signal level falls below this threshold the transmit digital gain is reduced by the programmed amount (Pad0-2) and comparison reverts back to the high threshold level. The receive path gain is not altered by transmit noise reduction.

Receive Noise Reduction (squelch)

The receive signal may be muted to eliminate background noise resulting from a poor trunk connection.

In this mode the signal level in the receive path is compared with the high level threshold stored at address 1Dh. When the receive signal level exceeds this threshold no loss is inserted into the receive path. After exceeding the high level threshold the receive signal level is then compared to a low level threshold stored at address 1Eh. When the receive signal level falls below this threshold the receive digital gain is reduced by the programmed amount (Pad2-0) and comparison reverts back to the high threshold level. The transmit path gain is not altered by receive noise reduction.

Tx/Rx Switched Loss

In this mode the programmed switched loss is inserted into either the transmit or receive path dependent only upon activity in the receive path. If receive path activity is above the programmed high level threshold then the switched loss is inserted into the transmit path. If receive path activity is below the programmed low level threshold then the switched loss is inserted into the receive path.

This mode can be used to implement a loudspeaking function where the receive audio is routed to the SPKR± pins and transmit audio is sourced from the MIC+ pin. In this mode there is no algorithmic cancellation of echo so it is recommended that this switched loss program be used only in 4-wire systems (i.e., digital set to digital set).

Transducer Interfaces

Four standard telephony transducer interfaces plus an auxiliary I/O are provided by the IDPC. These are:

- The handset microphone inputs (transmitter), pins M+/M- and the answerback microphone input MIC+. The nominal transmit path gain may be adjusted to either 6.0 dB or 15.3 dB. Control of this gain is provided by the TxINC control bit (Control register 2, address 0Fh). This gain adjustment is in addition to the programmable gain provided by the transmit filter and Digital Gain circuit.
- The handset speaker outputs (receiver), pins HSPKR+/HSPKR-. This internally compensated, fully differential output driver is capable of driving the load shown in Figure 4. The nominal handset receive path gain may be adjusted to either -12.1 dB or -9.6 dB. Control of this gain is provided by the RxINC control bit (Control

register 2, address 0Fh). This gain adjustment is in addition to the programmable gain provided by the receive filter and Digital Gain circuit.

- The loudspeaker outputs, pins SPKR+/SPKR-. This internally compensated, fully differential output driver is capable of directly driving 6.5v p-p into a 40 ohm load.
- The Auxiliary Port provides an analog I/O, pins AUXin and AUXout, for connection of external equipment to the CODEC path as well as allowing access to the speaker driver circuits.
 - AUXin is a single ended high impedance input (>10 Kohm). This is a self-biased input with a maximum input range of 2.5vp-p. Signals should be capacitor-coupled to this input.
 - AUXout is a buffered output capable of driving 40 Kohms//150 pF. Signals for this output are derived from the receive path or from the AUXin and transmit microphones.
 - Auxiliary port path gains are:

AUXin to Dout	11 dB	TxINC=0
	20.3 dB	TxINC=1
Din to AUXout	-12 dB	
AUXin to AUXout	-7.0 dB	
AUXin to HSPKR±	-1.1 dB	RxINC=0
	1.4 dB	RxINC=1
AUXin to SPKR±	5.0 dB	

Refer to the application diagrams of Figures 10 and 11 for typical connections to this analog I/O section.




Figure 4 - Handset Speaker Driver

Microport

The serial microport, compatible with Intel MCS-51 (mode 0), Motorola SPI (CPOL=0,CPHA=0) and National Semiconductor Microwire specifications provides access to all IDPC internal read and write registers. This microport consists of a transmit/receive data pin (DATA1), a receive data pin (DATA2), a chip select pin (CS) and a synchronous data clock pin (SCLK).


The microport dynamically senses the state of the serial clock each time chip select becomes active. The device then automatically adjusts its internal timing and pin configuration to conform to Intel or Motorola/National requirements. If SCLK is high during chip select activation then Intel mode 0 timing is assumed. The DATA1 pin is defined as a bi-directional (transmit/receive) serial port and DATA2 is internally disconnected. If SCLK is low during chip select activation then Motorola/National timing is assumed. Motorola processor mode CPOL=0, CPHA=0 must be used. DATA1 is defined as the data transmit pin while DATA2 becomes the data receive pin. Although the dual

port Motorola controller configuration usually supports full-duplex communication, only half-duplex communication is possible in IDPC. The micro must discard non-valid data which it clocks in during a valid write transfer to IDPC. During a valid read transfer from IDPC data simultaneously clocked out by the micro is ignored by IDPC.

All data transfers through the microport are two-byte transfers requiring the transmission of a Command/Address byte followed by the data byte written or read from the addressed register. \overline{CS} must remain asserted for the duration of this two-byte transfer. As shown in Figures 5 and 6 the falling edge of \overline{CS} indicates to the IDPC that a microport transfer is about to begin. The first 8 clock cycles of SCLK after the falling edge of \overline{CS} are always used to receive the Command/Address byte from the microcontroller. The Command/Address byte contains information detailing whether the second byte transfer will be a read or a write operation and at what address. The next 8 clock cycles are used to transfer the data byte between the IDPC and the microcontroller. At the end of the two-byte transfer \overline{CS} is brought high again to terminate the session. The rising edge of \overline{CS} will tri-state the output driver of DATA1 which will remain tri-stated as long as \overline{CS} is high.

Intel processors utilize least significant bit first transmission while Motorola/National processors employ most significant bit first transmission. The IDPC microport automatically accommodates these two schemes for normal data bytes. However, to ensure timely decoding of the R/W and address information, the Command/Address byte is defined differently for Intel operation than it is for Motorola/National operation. Refer to the relative timing diagrams of Figures 5 and 6.

Receive data is sampled on the rising edge of SCLK while transmit data is made available concurrent with the falling edge of SCLK.



Detailed microport timing is shown in Figure 15.

Figure 5 - Serial Port Relative Timing for Intel Mode 0

Data Sheet




Figure 6 - Serial Port Relative Timing for Motorola Mode 00/National Microwire




Figure 7 - ST-BUS Channel Assignment

Flexible Digital Interface

A serial link is required to transport data between the IDPC and an external digital transmission device. IDPC utilizes the ST-BUS architecture defined by Zarlink Semiconductor but also supports a strobed data interface found on many standard CODEC devices. This interface is commonly referred to as Synchronous Serial Interface (SSI). The combination of ST-BUS and SSI provides a Flexible Digital Interface (FDI) capable of supporting all Zarlink basic rate transmission devices as well as many other 2B + D transceivers.

The required mode of operation is selected via the ST-BUS/SSI control bit (FDI Control Register, address 10h). Pin definitions alter dependent upon the operational mode selected, as described in the following subsections as well as in the Pin Description tables.

Quiet Code

The FDI can be made to send quiet code to the decoder and receive filter path by setting the RxMUTE bit high. Likewise, the FDI will send quiet code in the transmit (DSTo) path when the TxMUTE bit is high. Both of these

control bits reside in Control Register 1 at address 0Eh. When either of these bits are low their respective paths function normally. The -Zero entry of Table 1 is used for the quiet code definition.

ST-BUS Mode

The ST-BUS consists of output (DSTo) and input (DSTi) serial data streams, in FDI these are named Dout and Din respectively, a synchronous clock input signal CLOCKin (C4i), and a framing pulse input (F0i). These signals are direct connections to the corresponding pins of Zarlink basic rate devices. Note that in ST-BUS mode the XSTL2 pin is not used. The CSL1 and CSL0 bits, as described in the SSI Mode section, are also ignored since the data rate is fixed for ST-BUS operation. However, the Asynch/Synch bit must be set to logic "0" for ST-BUS operation.

The data streams operate at 2048 kb/s and are Time Division Multiplexed into 32 identical channels of 64 kb/s bandwidth. A frame pulse (a 244 nSec low going pulse) is used to parse the continuous serial data streams into the 32 channel TDM frames. Each frame has a 125 μ Second period translating into an 8 kHz frame rate. A valid frame begins when F0i is logic low coincident with a falling edge of C4i. Refer to Figure 12 for detailed ST-BUS timing. C4i has a frequency (4096 kHz) which is twice the data rate. This clock is used to sample the data at the 3/4 bit-cell position on DSTi and to make data available on DSTo at the start of the bit-cell. C4i is also used to clock the IDPC internal functions (i.e., Filter/CODEC, Digital gain and tone generation) and to provide the channel timing requirements.

The IDPC uses only the first four channels of the 32 channel frame. These channels are always defined, beginning with Channel 0 after the frame pulse, as shown in Figure 7 (ST-BUS channel assignments).

The first two (D & C) Channels are enabled for use by the DEN and CEN bits respectively, (FDI Control Register, address 10h). ISDN basic rate service (2B+D) defines a 16kb/s signalling (D) Channel. IDPC supports transparent access to this signalling channel. ST-BUS basic rate transmission devices, which may not employ a microport, provide access to their internal control/status registers through the ST-BUS Control (C) Channel. IDPC supports microport access to this C-Channel.

DEN - D-Channel

In ST-BUS mode access to the D-Channel (transmit and receive) data is provided through an 8-bit read/write register (address 15h) D-Channel data is accumulated in, or transmitted from this register at the rate of 2 bits/frame for 16 kb/s operation (1 bit/frame for 8 kb/s operation). Since the ST-BUS is asynchronous, with respect to the microport, valid access to this register is controlled through the use of an interrupt (IRQ) output. D-Channel access is enabled via the (DEn) bit.

<u>DEn:</u>

When 1, ST-BUS D-channel data (1 or 2 bits/frame depending on the state of the D8 bit) is shifted into/out of the D-channel (READ/WRITE) register.

When 0, the receive D-channel data (READ) is still shifted into the proper register while the DSTo D-channel timeslot and IRQ outputs are tri-stated (default).

<u>D8:</u>

When 1, D-Channel data is shifted at the rate of 1 bit/frame (8 kb/s).

When 0, D-Channel data is shifted at the rate of 2 bits/frame (16 kb/s default).

16 kb/s D-Channel operation is the default mode which allows the microprocessor access to a full byte of D-Channel information every fourth ST-BUS frame. By arbitrarily assigning ST-BUS frame n as the reference frame, during which the microprocessor D-Channel read and write operations are performed, then:

a. A microport read of address 15 hex will result in a byte of data being extracted which is composed of four di-bits (designated by roman numerals I,II,III,IV). These di-bits are composed of the two D-Channel bits received during each of frames n, n-1, n-2 and n-3. Referring to Fig. 8a: di-bit I is mapped from frame n-3, di-bit II is mapped from frame n-2, di-bit III is mapped from frame n-1 and di-bit IV is mapped from frame n.

The D-Channel read register is not preset to any particular value on power-up (PWRST) or software reset (RST).

b. A microport write to Address 15hex will result in a byte of data being loaded which is composed of four dibits (designated by roman numerals I, II, III, IV). These di-bits are destined for the two D-Channel bits transmitted during each of frames n+1, n+2, n+3, n+4. Referring to Fig.8a: di-bit I is mapped to frame n+1, di-bit II is mapped to frame n+2, di bit III is mapped to frame n+3 and di bit IV is mapped to frame n+4.

If no new data is written to address 15hex, the current D-channel register contents will be continuously retransmitted. The D-Channel write register is preset to all ones on power-up (PWRST) or software reset (RST).

An interrupt output is provided (IRQ) to synchronize microprocessor access to the D-Channel register during valid ST-BUS periods only. IRQ will occur every fourth (eighth in 8 kb/s mode) ST-BUS frame at the beginning of the third (second in 8 kb/s mode) ST-BUS bit cell period. The interrupt will be removed following a microprocessor Read or Write of Address 15 hex or upon encountering the following frames's FP input, whichever occurs first. To ensure D-Channel data integrity, microport read/write access to Address 15 hex must occur before the following frame pulse. See Figure 8b for timing.

8 kb/s operation expands the interrupt to every eight frames and processes data one-bit-per-frame. D-Channel register data is mapped according to Figure 8c.




Figure 8a - D-Channel 16 kb/s Operation




Figure 8b - IRQ Timing Diagram




Figure 8c - D-Channel 8 kb/s Operation

CEn - C-Channel

Channel 1 conveys the control/status information for the layer 1 transceiver. C-Channel data is transferred MSB first on the ST-BUS by IDPC. The full 64 kb/s bandwidth is available and is assigned according to which transceiver is being used. Consult the data sheet for the selected transceiver for its C-Channel bit definitions and order of bit transfer.

When CEN is high, data written to the C-Channel register (address 14h) is transmitted, most significant bit first, on DSTo. On power-up reset (PWRST) or software reset (RST, address 0Fh) all C-Channel bits default to logic high. Receive C-Channel data (DSTi) is always routed to the read register regardless of this control bit's logic state.

When low, data transmission is halted and this timeslot is tri-stated on DSTo.

B1-Channel and B2-Channel

Channels 2 and 3 are the B1 and B2 channels, respectively. B-channel PCM associated with the Digital Gain, Filter/CODEC and transducer audio paths is selected on an independent basis for the transmit and receive paths. For example, the transmit path may use the B1 channel while the receive path uses the B2 channel. Although not normally required, this flexibility is allowed.

For ST-BUS mode the configuration of bits 0 to 3, at address 12h, defines both the source of transmit audio and the B-Channel destination. The configuration of this register permits selection of only one transmit B-Channel at a time. If no valid transmit path has been selected, via the Transmit Path Selection Register, for a particular B-Channel then that timeslot output on DSTo is tri-stated.

When a valid receive path has been selected, via the Receive Path Selection Register (address 13h), the active receive B-Channel is governed by the state of the B2/B1 control bit in Control register 1 (address 0Eh).

Refer to the Path Selection section for detailed information.


SSI Mode

The SSI BUS consists of input and output serial data streams named Din and Dout respectively, a Clock input signal (CLOCKin), and a framing strobe input (STB). A 4.096 MHz master clock, at CLOCKin, is required for SSI operation if the bit clock is less than 512 kHz. The timing requirements for SSI are shown in Figures 13 and 14.

In SSI mode the IDPC supports only B-Channel operation. The internal C and D Channel registers used in ST-BUS mode are not functional for SSI operation. The control bit B2/B1, as described in the ST-BUS section, is ignored since the B-Channel timeslot is defined by the input STB strobe. Hence, in SSI mode transmit and receive B-Channel data are always in the channel defined by the STB input.

The data strobe input STB determines the 8-bit timeslot used by the device for both transmit and receive data. This is an active high signal with an 8 kHz repetition rate.

SSI operation is separated into two categories based upon the serial data rate. If the bit clock is 512 kHz or greater then the bit clock is used directly by the internal IDPC functions allowing synchronous operation. In this case, the bit clock is connected directly to the CLOCKin pin while XSTAL2 is left unconnected. If the available bit clock rate is 128 kHz or 256 kHz then a 4096 kHz master clock is required to derive clocks for the internal IDPC functions. If this clock is available externally then it may be applied directly to the CLOCKin pin. If a 4096 kHz clock is not available then provision is made to connect a 4096 kHz crystal across the CLOCKin and XSTAL2 pins as shown in Figure 9. The oscillator circuit has been designed to require an external feedback resistor and load capacitors. This configuration allows normal ST-BUS operation and synchronous SSI operation with clocks which are not loaded by these extra components.



igure 9 - External Crystal Circuit (for asynchronous operation)

Applications where the bit clock rate is below 512 kHz are designated as asynchronous. The IDPC will generate and re-align its internal clocks to allow operation when the external master and bit clocks are asynchronous. In this case, the external bit clock is not connected to the IDPC. Control bits Asynch/Synch, CSL1 and CSL0 in FDI Control Register (address 10h) are used to program the bit rates as shown in Table 3.

Data Sheet

MT9196

Asynch/ Synch	CSL1	CSL0	Bit Clock Rate (kHz)	CLOCKin (kHz)
1	0	0	128	4096 mandatory
1	0	1	256	4096 mandatory
0	0	0	512	512
0	0	1	1536	1536
0	1	0	2048	2048
0	1	1	4096	4096

Table 3

For synchronous operation data is sampled, from Din, on the falling edge of the bit clock during the time slot defined by the STB input. Data is made available, on Dout, on the rising edge of the bit clock during the time slot defined by the STB input. Dout is tri-stated at all times when STB is not true. If STB is valid but no transmit path has been selected (via the Transmit Path Control Register) then quiet code will be transmitted on Dout during the valid strobe period. There is no frame delay through the FDI circuit for synchronous operation.

For asynchronous operation Dout and Din are as defined for synchronous operation except that data is transferred according to the internally generated bit clock. Due to resynchronization circuitry activity, the output jitter on Dout is nominally larger but will not affect operation since the bit cell period at 128 kb/s and 256 kb/s is relatively large. There is a one frame delay through the FDI circuit for asynchronous operation. Refer to the specifications of Figures 13 and 14 for both synchronous and asynchronous SSI timing.

Path Selection

Transmit and receive audio paths are independently programmed through their respective Path Control Registers at addresses 12h and 13h. Individual audio path circuit blocks are powered up only as they are required to satisfy the programmed values in the path control registers. More detail is provided in the Power-up/down Reset section.

<u>Transmit</u>

Transmit audio path configuration (Path Control Register, address 12h) is simply a matter of assigning one of the three analog signal inputs, or the digital tone generator, to the required transmit B- Channel. Intermediate functions such as the transmit filter, encoder and transmit gain are automatically powered up and assigned as required. If transmit tones is selected then the digital tone generator must be programmed and enabled properly as described in the Digital Tone Generator section. Note that transmit tones may be enabled independently of the receive path.

For ST-BUS mode the configuration of bits 0 to 3, at address 12h, defines both the source of transmit audio and the B-Channel destination. The configuration of this register permits selection of only one transmit B-Channel at a time. For SSI mode only the selections where bit 3 = 0 are allowed. This is because the B-Channel timeslot is defined by the input strobe at STB. If a selection where bit 3 = 1 is made it will be treated the same as the condition where B3 - B0 = all zero's.

All reserved configurations should not be used.

Receive

The receive path assignment (Receive Path Control Register, address 13h) is different from the transmit path assignment. In this case a particular analog output port is assigned a source for its audio signal. The receive filter audio path and the Auxiliary In analog port are the available choices. This configuration allows flexibility in assignment. Two examples; the receive filter path can be assigned to the handset receiver, for a standard handset conversation, while permitting the loudspeaker to announce a message originating from the Auxiliary In port. Or

perhaps the receive filter is assigned to both the loudspeaker and the Auxiliary Out port. This would allow a voice recorder or Facsimile machine, connected to the AUXout port to be monitored over the loudspeaker.

The receive filter path itself has two possible signal sources, PCM from the Din port or synthesized tones, from the digital tone generator. In both cases receive digital gain is assigned automatically. The Receive Path Control Register combines all of these choices into simple output port assignments.

In ST-BUS mode receive PCM from the Din port must be selected from either the B1 or the B2 channel. Control Bit B2/B1 in Control Register 1 (address 0Eh) is used to define the active receive B-Channel. In SSI mode the active PCM channel is automatically defined by the STB input signal.

Sidetone

A voice sidetone path provides proportional transmit signal summing into the receive handset transducer driver. Details are provided in the Filter/CODEC section.

Watchdog

To maintain program integrity an on-chip watchdog timer is provided for connection to the microcontroller reset pin. The watchdog output WD goes high while the IDPC is held in reset via PWRST. Release of PWRST will cause WD to return low immediately and will also start the watchdog timer. The watchdog timer is clocked on the falling edge of STB/F0i and requires only this input, along with V_{DD}, for operation. Note that in SSI mode, if STB disappears the watchdog will stop clocking. This will not harm processor operation but there is no longer any protection provided.

If the watchdog reset word is written to the watchdog register (address 11h) after PWRST is released, but before the timeout period (T=512 mSec) expires, a reset of the timer results and WD will remain low. Thereafter, if the reset word is loaded correctly at intervals less than 'T' then WD will continue low. The first break from this routine, in which the watchdog register is not written to within the correct interval or it is written to with incorrect data, will result in a high going WD output after the current interval 'T' expires. WD will then toggle at this rate until the watchdog register is again written to correctly.

5-Bit Watchdog Reset Word

B7	B6	B5	B4	B 3	B2	B1	B0
Х	Х	Х	0	1	0	1	0
x=don't	care						

Power-up/down & PWRST/Software Reset

While the IDPC is held in PWRST no device control or functionality is possible. While in software reset (RST=1, address 0Fh) only the microport and watchdog are functional. Software reset can only be removed by writing RST logic low or by the PWRST pin.

After Power-up reset (\overline{PWRST}) or software reset (RST) all control bits assume their default states; μ -Law functionality, usually 0 dB programmable gains and all sections of IDPC, except the microport and watchdog, into powered down states. This is the low power, stand-by condition. This includes:

- The receive output drive transducers. All transducer output drivers are powered down forcing the output signals into tri-state. Output drivers (handset, handsfree-speaker, AUXout) are powered up/down individually as required by the state of the programmed bits in the Receive Path Control Register (address 13h)
- The transmit and receive filters and CODEC. All clocks for this circuit block are disabled. The complete section is automatically powered up as required by the programmed bits in the Transmit and Receive Path Control registers (addresses 12h and 13h). Whenever all path control selections are off this section is powered down. The CODEC and transmit/ receive filters cannot be powered up individually.
- The VRef and VBias circuits. Reference and Bias voltage drivers are tri-stated during power down causing the voltage at the pins to float. This circuit block is automatically powered up/down as it is required by either the Filter/CODEC or the transducer driver circuits. Whenever all path control selections are off this section is powered down. If the AUXin path to (any combination of the) output transducer drivers is selected then the VRef/VBias circuit is powered up but the Filter/CODEC circuit is not.
- The FDI and oscillator circuits. After PWRST, the device assumes SSI operation with Dout tri-stated while
 there is no strobe active on STB. If a valid strobe is supplied to STB, then Dout will be active, during the
 defined channel, supplying quiet code as defined in Table 1. If the device is switched to ST-BUS operation
 following PWRST, the entire Dout stream will be tri-stated until an active transmit channel is programmed. As
 well, following PWRST, the oscillator circuit is disabled and all timing for the IDPC functional blocks is halted.
 A clock signal applied to the MCL pin is prevented from entering further into the IDPC when the
 Asynch/Synch bit is logic "1".

To power up the FDI and oscillator circuits the PD bit of Control Register 1 (address 0Eh) must be cleared.

To attain complete power-down from a normal operating condition, write all "0s" to the <u>Transmit</u> and Receive Path Control Registers (address 12h and 13h), set PD to logic 1 at address 0Eh, and Asynch/Synch to logic 1 at address 10h.

Data Sheet

IDPC Register Map

00 • • 09	RESERVED								
0A	-	$RxFG_2$	$RxFG_1$	$RxFG_0$	-	TxFG ₂	TxFG ₁	TxFG ₀	FCodec Control 1
0B	Gain3	Gain2	Gain1	Gain0	-	STG ₂	STG_1	STG ₀	FCodec Control 2
0C				RES	ERVED-				
0D				RES	ERVED-				
0E	PD	Tfhp	DialEn	-	-	B2/B1	RxMute	TxMute	Control Register 1
0F	RST	-	A/µ	Smag/ CCITT	RxINC	TxINC	-	-	Control Register 2
10	-	ST <u>-BU</u> S/ SSI	CEN	DEN	D ₈	Asynch/ Synch	CSL1	CSL ₀	FDI Control
11	-	-	-	W_4	W_3	W ₂	W ₁	W ₀	Watchdog
12	-	-	-	-	b ₃	b ₂	b ₁	b ₀	Tx Path Control
13	b ₇	b ₆	b ₅	b ₄	b ₃	b ₂	b ₁	b ₀	Rx Path Control
14	b ₇	b ₆	b ₅	b ₄	b ₃	b ₂	b ₁	b ₀	C-Channel Register
15	D ₇	D ₆	D_5	D ₄	D_3	D ₂	D ₁	D ₀	D-Channel Register
16				RES	ERVED-				
17	-	-	Loop ₂	Loop ₁	-	-	-	-	Loopback Register
18	HiEN	LoEn	DTMF StEn	Ring En	-	-	-	WR	DTMF/Tone Ringer
19	TxG ₃	TxG ₂	TxG ₁	TxG ₀	RxG_3	RxG ₂	RxG ₁	RxG ₀	Digital Gain
1A	L ₇	L_6	L_5	L ₄	L_3	L ₂	L ₁	L ₀	Low Tone Coeff
1B	H ₇	H ₆	H_5	H ₄	H ₃	H ₂	H ₁	H ₀	High Tone Coeff
1C	Enable	-	MS ₁	MS ₀	-	Pad ₂	Pad ₁	Pad ₀	Anti-Howl Control
1D	-	TH _{h6}	$\mathrm{TH}_{\mathrm{h5}}$	$\mathrm{TH}_{\mathrm{h4}}$	TH _{h3}	TH _{h2}	TH _{h1}	TH _{h0}	High Threshold
1E	-	TH _{I6}	TH _{I5}	TH _{I4}	TH _{I3}	TH _{I2}	TH _{I1}	TH _{I0}	Low Threshold
1F • • 3F	RESERVED								

Register Summary

ADDRESSES = 00h to 09h ARE RESERVED


Filter Co	dec Con	trol Reg	ister 1					ADDRI	ESS = 0Ał	า WRITE/R	EAD VERIFY
	-	RxFG ₂	RxFG ₁	RxFG ₀	-	TxFG ₂	TxFG ₁	TxFG ₀			eset Value X000
	7	6	5	4	3	2	1	0			
						1 [1
	ceive Gain etting (dB)	Rx	FG ₂	RxFG ₁	$RxFG_0$	-	Fransmit G Setting (d		$TxFG_2$	TxFG ₁	TxFG ₀
((default) 0		0	0	0		(default)	0	0	0	0
	-1		0	0	1		1		0	0	1
	-2		0	1	0		2		0	1	0
	-3		0	1	1		3		0	1	1
	-4		1	0	0		4		1	0	0
	-5		1	0	1		5		1	0	1
	-6		1	1	0		6		1	1	0
	-7		1	1	1		7		1	1	1
			RxFG _n = I	Receive Fi	lter Gain n				TxFG	n = Transmit	Filter Gain n

	Gain3	Gain2	Gain1	Gain0	-	STG ₂	STG ₁	STG ₀		Power Res 0010 2	
L	7	6	5	4	3	2	1	0			
Speake	r Gain (dl	B)		0			Side-tone	e Gain			
Gain3 = 1	Gain	3 = 0	Gain2	Gain1	Gain0		Setting	(dB)	STG ₂	STG ₁	STG ₀
16	8		0	0	0		(default)	OFF	0	0	0
12	4		0	0	1		9.9		0	0	1
8	0		0	1	0		-6.6	4	0	1	0
4	-4	1	0	1	1		-3.3	2	0	1	1
0	-8	3	1	0	0		0		1	0	0
-4	-1	2	1	0	1		3.32	2	1	0	1
-8	-1	6	1	1	0		6.64	1	1	1	0
-12	-2	0	1	1	1		9.96	6	1	1	1
										STG _n = Side	


ADDRESS = 0Ch RESERVED

ADDRESS = 0Dh RESERVED

Control R	egister	1						ADDRI	ESS = 0Eh WRITE/READ VERIF
	PD	Tfhp	DialEN	-	-	B2/B1	RxMute	TxMute	Power Reset Value 100X X000
	7	6	5	4	3	2	1	0	
PD	When	high, the	crystal osc	illator and	FDI blocks	s are powe	ered down.	When low	, the oscillator and FDI circuits are active
Tfhp		0	additional ss filter is c	•••	function (p	assband	beginning	at 400 Hz)) is inserted into the transmit path. Wher
DialEN	When disabl	0	rst order lov	wpass filte	r is inserte	ed into the	receive pa	ath (3 dB =	1.2 kHz). When low, this lowpass filter is
B2/B1		•			•				w, the receive Filter/CODEC operates or nd is ignored for SSI operation.
RxMUTE		0	received P en low the			•	•	with quiet o	code; thus forcing the receive path into a
TxMUTE	mute	state (onl		ut code is	muted, th	ie transmi	•	•	code; thus forcing the output code into a ansmit Filter/CODEC are still functional)




	-	ST <u>-BU</u> S/ SSI	CEN	DEN	D8	Asynch/ Synch	CSL1	CSL0	Power Reset Value X000 0000
	7	6	5	4	3	2	1	0	
ST-BUS/S CEN	-	0		•				-	operates in SSI mode. e transmitted during channel 1 on DS
		Channel re	egister (ad		regardles	s of the st			ata received on DSTi is read via the ntrol bit has significance only for ST-E
								a (Eh) are	e transmitted during channel 0 on DS
DEN		When low	, the chan egister reg	nel 0 times ardless of tl	lot is tri-s	stated on	DSTo. Ch	annel 0 d	ata received on DSTi is read via the gnificance only for ST-BUS mode an
DEN D8 Asynch/Sy		When low, Channel re ignored for When high When low,	, the chan egister reg r SSI opera , the D-Cha the D-Cha	nel 0 times ardless of tl ation. annel operat nnel operat	lot is tri-s he state o ates at 8 k res at 16 k	stated on of DEN. T kb/s. kb/s defau	DSTo. Ch his contro lt.	annel 0 d I bit has si	ata received on DSTi is read via the gnificance only for ST-BUS mode an
D8 Asynch/ Sy	vnch, •0	When low, Channel re ignored for When high When low, Control bit following ta	, the chan egister reg r SSI opera , the D-Ch the D-Cha s Asynch/S able (CSL ₁	nel 0 times ardless of th tition. annel operat nnel operat Synch, CSL and CSL ₀	lot is tri-s he state o ates at 8 k res at 16 k ₁ and CS are ignore	stated on of DEN. T kb/s. kb/s defau SL ₀ are us ed in ST-E	DSTo. Ch his contro It. ed to prog BUS mode	nannel ⁰ 0 d I bit has si gram the da):	ata received on DSTi is read via the gnificance only for ST-BUS mode an ata clock (BCL) bit rates as shown in
	/nch, 0 Asynch/	When low, Channel re ignored for When high When low, Control bit following ta	, the chan egister reg r SSI opera , the D-Cha s Asynch/S able (CSL ₁	nel 0 times ardless of th ation. annel operat Synch, CSL and CSL ₀	lot is tri-s he state o ates at 8 k res at 16 k ₁ and CS are ignore	stated on of DEN. T kb/s. kb/s defau sL ₀ are us ed in ST-E Bit Clock I	DSTo. Ch his contro llt. ed to prog BUS mode Rate (kHz	nannel ⁰ 0 d I bit has si gram the da):	ata received on DSTi is read via the ignificance only for ST-BUS mode an ata clock (BCL) bit rates as shown in CLOCKin (kHz)
D8 Asynch/ Sy	vnch, •0	When low, Channel re ignored for When high When low, Control bit following ta	, the chan egister reg r SSI opera , the D-Ch the D-Cha s Asynch/S able (CSL ₁	nel 0 times ardless of th tition. annel operat nnel operat Synch, CSL and CSL ₀	lot is tri-s he state o ates at 8 k res at 16 k ₁ and CS are ignore	stated on of DEN. T kb/s. kb/s defau SL ₀ are us ed in ST-E	DSTo. Ch his contro lit. ed to prog BUS mode Rate (kHz 28	nannel ⁰ 0 d I bit has si gram the da):	ata received on DŠTi is read via the ignificance only for ST-BUS mode an ata clock (BCL) bit rates as shown in CLOCKin (kHz) 4096 mandatory
D8 Asynch/ Sy	/nch, 0 Asynch/ 1	When low, Channel re ignored for When high When low, Control bit following ta	, the chan egister reg r SSI opera , the D-Cha the D-Cha s Asynch/S able (CSL ₁ 0	nel 0 times ardless of tl annel operat Synch, CSL and CSL ₀ 0	lot is tri-s he state o ates at 8 k res at 16 k ₁ and CS are ignore	stated on of DEN. T kb/s. kb/s defau sL ₀ are us ed in ST-E Bit Clock I	DSTo. Ch his contro lt. ed to prog BUS mode Rate (kHz) 28 56	nannel ⁰ 0 d I bit has si gram the da):	ata received on DSTi is read via the ignificance only for ST-BUS mode an ata clock (BCL) bit rates as shown in CLOCKin (kHz)
D8 Asynch/ Sy	/nch, -0 Asynch/ 1 1	When low, Channel re ignored for When high When low, Control bit following ta	, the chan egister reg r SSI opera , the D-Cha the D-Cha s Asynch/S able (CSL ₁ 0 0	nel 0 times ardless of th tition. annel operat Synch, CSL and CSL ₀ 0 0 1	lot is tri-s he state o ates at 8 k res at 16 k ₁ and CS are ignore	stated on of DEN. T kb/s. kb/s defau sL ₀ are us ed in ST-E Bit Clock I 12	DSTo. Ch his contro lt. ed to prog BUS mode Rate (kHz 2 8 66 2	nannel ⁰ 0 d I bit has si gram the da):	ata received on DŠTi is read via the gnificance only for ST-BUS mode an ata clock (BCL) bit rates as shown in CLOCKin (kHz) 4096 mandatory 4096 mandatory
D8 Asynch/ Sy	7nch, 0 Asynch/ 1 1 0	When low, Channel re ignored for When high When low, Control bit following ta	, the chan egister reg r SSI opera , the D-Ch the D-Cha s Asynch/s able (CSL ₁ 0 0 0	nel 0 times ardless of th annel operat Synch, CSL and CSL ₀ 0 1 0	lot is tri-s he state o ates at 8 k res at 16 k ₁ and CS are ignore	stated on of DEN. T kb/s. kb/s defau skb/s	DSTo. Ch his contro lt. ed to prog BUS mode Rate (kHz 28 56 2 2 36	nannel ⁰ 0 d I bit has si gram the da):	ata received on DŠTi is read via the ignificance only for ST-BUS mode an ata clock (BCL) bit rates as shown in CLOCKin (kHz) 4096 mandatory 4096 mandatory 512




ansmit	Path Co	ontrol Re	egister						ADDR	ESS = 12h WRITE/READ VER
	-	-	-	-	b3	b2	t	o1	b0	Power Reset Value XXXX 0000
	7	6	5	4	3	2		1	0	1
		re used to nd are inte							source. N	ote that for SSI mode all selections who
	_					Source	e Progr	rammi	ng	
	Des	stination		b ₃	b ₂	b ₁	b ₀		_	
		B1		0 0 0 0 0 0 0	0 0 0 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	Har Har AU Tx Res Res	ndsfree m	(M + /M -) ic (MIC +)
		B2		1 1 1 1 1 1	0 0 0 1 1 1 1	0 0 1 1 0 0 1	0 1 0 1 0 1 0	Har Har AU Tx Res Res	ndsfree ic	(M + /M -) (MIC +)
ceive F	Path Cor	ntrol Re	gister						ADDR	ESS = 13h WRITE/READ VER
	b7	b6	b5	b4	b3	b2	k	o1	b0	Power Reset Value 0000 0000
	7	6	5	4	3	2		1	0	_
ontrol bits	b0 to b7	are used to	o assign a	a signal s	ource indiv	ridually t	o each	receiv	/e path ou	utput. In addition transmit to receive vo

Destination			Sou	rce Programming
Handset Speaker	b ₁	b ₀		
	0	Õ	0	ff
	0	1		x Filter
	1	0		UXin
	1	1		eserved
	I	I	K	eserved
Handsfree Speaker	b ₃	b ₂		
	0	0	0	ff
	Ō	1		x Filter
	1	0	A	UXin
	1	1	R	inger
Aux out	b ₆	b ₅	b ₄	
	0	0	0	Off
	Õ	Õ	ĭ	Rx Filter
	Ō	1	Ó	Reserved
	Õ	1	1	AUXin
	1	Ó	Ó	Handset mic (M+ /M -)
	1	0	1	Handsfree mic (MIC +)
	1	1	0	Reserved
	1	1	1	Reserved
Voice Sidetone	b ₇			
	0	Voice s	idetone	bath disabled
	1			bath enabled

C-Channel Register ADDRESS = 14h WRITE/READ Power Reset Value 1111 1111 B7 B6 B5 Β4 B3 B2 B1 B0 7 5 3 2 1 0 6 4 Micro-port access to the ST-BUS C-Channel information



ADDRESS = 16h RESERVED



	e Ringe	er Contr	ol Regis	ster				ADDRI	ESS = 181	n WKIIE/F	READ VERI
ſ	HiEN	LoEN	DTMF St EN	Ring En	-	-	-	WR			Reset Value 0 XXX0
L	7	6	5	4	3	2	1	0	3		
liEN, LoEN							nigh or lov	v group, is	generated.	When low, to	ne generation
				tive low or							\\//
TMF St EN		ien nign, p eive path			is muxed i	nto the re	ceive patr	n replacing	g the receive	e PCIVI signal	. When low, t
ing EN /R	cor Pa Wh	ntrol bit. F	or the ring Register (ne tone rin	ger tone to address 1: ger circuit	be applie 3h). When	d to the lo low, the ri	udspeake ng genera	r the prope itor circuit	er path mus is disabled.	t be selected	s well as the V via the Recei e. When low, t
igital Gai	in Regis	ster						ADDR	ESS = 19	h WRITE/F	READ VERI
	TxG ₃	TxG ₂	TxG ₁	TxG ₀	RxG ₃	RxG ₂	RxG ₁	RxG ₀			Reset Value 0 1000
ransmit (T	7 xG ₃₋₀) and	6 d receive (5 RxG ₃₋₀) co	4 ontrol bits f	3 or program	2 nming gair	1 i in 3 dB ir	0 ncrements			
RxG ₃	Rx	G ₂ R	xG ₁	RxG ₀	Gain Ad	justment (dB)	TxG ₃	TxG ₂	TxG ₁	TxG ₀
0	0)	0	0		-24		0	0	0	0
	0		0	1		-21		0	0	•	
0	0	·	v	•		21		0	0	0	1
0	0		1	0		-18		0	0	0	1 0
_	-)	1 1			-18 -15		-	0 0		0 1
0	0		1	0		-18		0	0	1	0
0	0		1 1	0 1		-18 -15		0 0	0 0	1	0 1
0 0 0	0 0 1		1 1 0	0 1 0		-18 -15 -12		0 0 0	0 0 1	1 1 0	0 1 0
0 0 0 0	0 0 1 1		1 1 0 0	0 1 0 1		-18 -15 -12 -9		0 0 0 0	0 0 1 1	1 1 0	0 1 0 1
0 0 0 0	0 0 1 1		1 1 0 0 1	0 1 0 1 0		-18 -15 -12 -9 -6		0 0 0 0 0	0 0 1 1 1	1 1 0 0 1	0 1 0 1 0
0 0 0 0 0	0 0 1 1 1 1		1 1 0 0 1 1	0 1 0 1 0 1		-18 -15 -12 -9 -6 -3		0 0 0 0 0 0	0 0 1 1 1 1	1 1 0 0 1 1	0 1 0 1 0 1
0 0 0 0 0 0 0 1	0 0 1 1 1 1 1 0		1 1 0 1 1 0	0 1 0 1 0 1 0		-18 -15 -12 -9 -6 -3 0		0 0 0 0 0 0 1	0 0 1 1 1 1 0	1 1 0 1 1 0	0 1 0 1 0 1 0
0 0 0 0 0 0 0 1 1	0 0 1 1 1 1 1 0 0		1 1 0 1 1 0 0 0	0 1 0 1 0 1 0 1		-18 -15 -12 -9 -6 -3 0 +3		0 0 0 0 0 0 1 1	0 0 1 1 1 1 0 0	1 1 0 1 1 0	0 1 0 1 0 1 0 1
0 0 0 0 0 0 1 1 1	0 0 1 1 1 1 1 0 0 0 0 0		1 1 0 1 1 0 0 1	0 1 0 1 0 1 0 1 0		-18 -15 -12 -9 -6 -3 0 +3 +6		0 0 0 0 0 0 1 1 1	0 0 1 1 1 1 0 0 0	1 1 0 1 1 0	0 1 0 1 0 1 0 1 0
0 0 0 0 0 0 1 1 1	0 0 1 1 1 1 1 0 0 0 0 0		1 1 0 1 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1		-18 -15 -12 -9 -6 -3 0 +3 +6 +9		0 0 0 0 0 0 1 1 1	0 0 1 1 1 1 0 0 0 0	1 1 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0 1
0 0 0 0 0 0 1 1 1	0 0 1 1 1 1 1 0 0 0 0 0		1 1 0 0 1 1 0 0 1 1 1 0	0 1 0 1 0 1 0 1 0 1		-18 -15 -12 -9 -6 -3 0 +3 +6 +9 +9 +12		0 0 0 0 0 0 1 1 1	0 0 1 1 1 1 0 0 0 0	1 1 0 1 1 0 0 1 1 0	0 1 0 1 0 1 0 1 0 1
0 0 0 0 0 1 1 1 1 1 1 1	0 0 1 1 1 1 1 0 0 0 0 0 0 0 1 1		1 1 0 0 1 1 0 0 1 1 1 0 0 0	0 1 0 1 0 1 0 1 0 1 0 1		-18 -15 -12 -9 -6 -3 0 +3 +6 +9 +12 +12 +15		0 0 0 0 0 1 1 1 1 1 1 1	0 0 1 1 1 1 0 0 0 0 1 1	1 1 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0 1 0 1 0 1
0 0 0 0 0 1 1 1 1 1 1 1 1 1	0 0 1 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1		1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 1 0 1 0 1 0 1 0 1 0		-18 -15 -12 -9 -6 -3 0 +3 +6 +9 +12 +15 +18		0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1	0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1	1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 MRITE/F	0 1 0 1 0 1 0 1 0 1 0 1 0 1 8 READ VERI
0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1	0 0 1 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1		1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 1 0 1 0 1 0 1 0 1 0	L3 3	-18 -15 -12 -9 -6 -3 0 +3 +6 +9 +12 +15 +18	L1	0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1	0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1	1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 MRITE/F Power F	0 1 0 1 0 1 0 1 0 1 0 1 0 1

The frequency of the low group tone is programmed by writing an 8-bit hexadecimal coefficient at this address according to the following equation:


Frequency (in Hz) = 7.8125 x COEFF

Where the hexadecimal COEFF is converted into a decimal integer between 0 and 255. Frequency resolution is 7.8125Hz in the range 0 to 1992 Hz.

High Ton	e Coeffic	ient Re	gister					ADDRE	ESS = 1Bh WRITE/READ VERIFY
	H7	H6	H5	H4	H3	H2	H1	HO	Power Reset Value 0000 0000
	7	6	5	4	3	2	1	0	
		al COEFF	is convert	•	• •	1 Hz) = 7.8 teger betw			uency resolution is 7.8125Hz in the range
0 to 1992 ⊦	12.								
	I Control	Regist	er						SS = 1Ch WRITE/READ VERIFY
		Regist -	er MS1	MS0		Pad2	Pad1		

	7	6	5	4	3	2	1	0
Enable	When	high, the a	anti-howlir	ng circuit is	s enabled.	When low	, the anti-h	howling cir
MS1, MS0		de the ope				ling circuit	as follow	s. Details
	MS1	MS0	Oper	ational M	ode			
	0	0	Trans	smit Noise	Squelch			
	0	1	Rece	ive Noise	Squelch			
	1	0	Anti-l	howling fo	r group list	ening		
	1	1	Tx/R	x Switched	d Loss			
Pad2-0		bits enco t. Note tha	-		•	ch will be s	switched in	nto the trai
	Pad2	Pa	d1 F	Pad0	At	tenuation	(dB)	
	0	C)	0		0		
	0	C)	1		3		
	0	1		0		6		
	0	1		1		9		
	1	C)	0		12		
	1	C)	1		15		
	1	1		0		18		
	1	1		1		21		

High Thre	shold R	egister						ADDRE	ESS = 1Dh WRITE/READ VERIFY
	-	THh6	THh5	THh4	THh3	THh2	THh1	THh0	Power Reset Value X011 0000
	7	6	5	4	3	2	1	0	-
THh6-0	THh0 -	THh3 enco	ode the ste	ep number	while TH	n4 - THh6	encode th	ne chord nu	CM sign-magnitude excluding the sign bit. umber. The default setting of 'X011 0000' efines the hysteresis for anti-howling.



Applications





Figure 10 - ST-BUS Application Circuit with MT8972 (DNIC)



29 Zarlink Semiconductor Inc.

Programming Examples

Some examples of the programming steps required to set-up various telephony functions are given. Note that these steps are from the power-up reset default definition. If some other state is currently true then some programming steps may be omitted while new ones may be required.

nitialization		
Description	Address	DATA
choose ST-BUS vs SSI (ie ST-BUS with C&D channels enabled) or (ie SSI at 256kHz BCL)	10h 10h	70h 05h
bower up oscillator and FDI same as above with B2 channel for ST-BUS	0Eh 0Eh	00h (other bits as required) 04h (other bits as required)
A-Law vs μ-Law as required (ie CCITT μ-Law and gains low) or (ie CCITT A-Law and gains increased)	0Fh 0Fh	00h (default value so no write required) 2Ch
Standard Full-duplex handset call		
Description	Address	DATA
program Initialization steps above		
set sidetone gain (ie 0 dB) set gain (ie Rx = +3 dB, Tx = 0 dB)	0Bh 19h	04h (leave speaker gain defaulted to 0dB) 89h (or as required, defaults = 0dB)
select transmit path (ie handset mic to B2 for ST-BUS) or (ie handset mic for SSI)	12h 12h	09h 01h
select receive path (ie handset speaker to Rx filter plus sidetone) or (as above plus receive to AUXout also)	13h 13h	81h (for standard headset only) 91h
optional: set Filter/CODEC Rx and Tx gain	0Ah	as required (0dB default)
Group Listening		
Description	Address	DATA
program Initialization steps above		
set gain (ie Rx = +3 dB, Tx = 0 dB)	19h	89h (or as required, defaults = 0dB)
set sidetone gain (ie 0 dB) and also set handsfree speaker gain independent of the rest of the receive path (ie 12dB)	0Bh	94h
set high threshold level set low threshold level	1Dh 1Eh	as required or leave default value as required or leave default value
enable group listening with 12dB of atten.	1Ch	A4h
select transmit path (ie handset mic to B2 for ST-BUS) or (ie handset mic for SSI)	12h 12h	09h 01h
select receive path (ie Rx filter to both handset and handsfree speakers with sidetone)	13h	85h

Data Sheet

0Bh 1Ah 1Bh 13h 18h	DATA are not required. 50h (or as required) as required as required 0Ch
0Bh 1Ah 1Bh 13h 18h	50h (or as required) as required as required
1Ah 1Bh 13h 18h	as required
1Bh 13h 18h	as required
13h 18h	
18h	OCh
18h	11h 10h (default)
-	10h (on)
	00h (off) 10h (on) 00h (off) etc
<u>dress</u>	DATA
19h	80h (or as required)
	as required
1Bh	as required
12h	0Ch
	04h
18h	C0h (both Hi EN and Lo EN)
18h	80h òr 40h as required
<u>dress</u>	DATA
19h	08h (or as required)
1Ah	as required
1Bh	as required
126	01h
-	04h
-	10h
18h	E0h (both Hi EN and Lo EN)
18h	A0h or 60h as required
<u>dress</u>	DATA
19h	88h (or as required)
4 . 4 .	
	as required as required
	1
	0Ch
12h	04h
13h	01h
13h	04h
13h	10h
	E0h (both Hi EN and LO EN) A0h or 60h as required
	Idress Igh Idress Igh IAh IBh I2h I2h I2h I2h I2h I2h I3h I3h I3h I3h I3h I3h I3h I3

Symbol Min. Max. Units Parameter V_{DD} - V_{SS} 7 V 1 Supply Voltage - 0.3 V_I/V_O 2 $V_{DD} + 0.3$ V Voltage on any I/O pin V_{SS} - 0.3 Current on any I/O pin (transducers excluded) 3 I_I/I_O ± 20 mΑ °C 4 Storage Temperature - 65 + 150 T_S 5 Plastic 750 Power Dissipation (package) P_D mW

Absolute Maximum Ratings

Recommended Operating Conditions - Voltages are with respect to V_{SS} unless otherwise stated

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	Supply Voltage	V_{DD}	4.75	5	5.25	V	
2	TTL Input Voltage (high)*	V _{IHT}	2.4		V _{DD}	V	Includes Noise margin = 400 mV
3	TTL Input Voltage (low)*	V _{ILT}	V_{SS}		0.4	V	Includes Noise margin = 400 mV
4	CMOS Input Voltage (high)	V _{IHC}	4.5		V _{DD}	V	
5	CMOS Input Voltage (low)	V _{ILC}	V_{SS}		0.5	V	
6	Operating Temperature	T _A	- 40		+ 85	°C	

* Excluding PWRST which is a Schmitt Trigger Input.

Power Characteristics

	Characteristics	Sym.	Min.	Тур.	Max.	Units	Test Conditions
1	Supply Current (clock disabled, all functions off, P _D =1)	I _{DDC1}		400		μA	Outputs unloaded, Input signals static, not loaded
2	Supply Current by function: Filter/Codec Digital Gain/Tone Handset Driver (bias only, no signal) Speaker Driver (bias only, no signal) Timing Control, C-channel, ST-BUS, etc.	I _{DDF1} I _{DDF2} I _{DDF3} I _{DDF4} I _{DDF5}		1.5 1.5 1.25 1.25 1.0		mA mA mA mA	See Note 1. See Note 1.
	Total all functions enabled	IDDFT		14.0	19.0	mA	See Notes 1 & 2.

Note 1: Power delivered to the load is in addition to the bias current requirements.

Note 2: I_{DDFT} is not additive to I_{DDC1} .

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Input HIGH Voltage TTL inputs	V _{IHT}	2.0			V	
2	Input LOW Voltage TTL inputs	V _{ILT}			0.8	V	
3	Input HIGH Voltage CMOS inputs	V _{IHC}	3.5			V	
4	Input LOW Voltage CMOS inputs	V _{ILC}			1.5	V	
5	VBias Voltage Output	V_{Bias}		$V_{DD}/2$		V	Max. Load = $10k\Omega$
6	Input Leakage Current	I _{IZ}		0.1	10	μΑ	$V_{IN}=V_{DD}$ to V_{SS}
7	Positive <u>Going T</u> hreshold Voltage (PWRST only) Negative <u>Going T</u> hreshold Voltage (PWRST only)	V _{T+} V _{T-}	3.7		1.3	V V	
8	Output HIGH Current	I _{OH}	- 5	- 16		mA	V _{OH} = 2.4V
9	Output LOW Current	I _{OL}	5	10		mA	$V_{OL} = 0.4V$
10	Output Reference Voltage	V _{Ref}		V _{DD} /2-1.5		V	No load
11	Output Leakage Current	I _{OZ}		0.01	10	μΑ	$V_{OUT} = V_{DD}$ and V_{SS}
12	Output Capacitance	Co		15		pF	
13	Input Capacitance	C _i		10		pF	

DC Electrical Characteristics[†] - Voltages are with respect to ground (V_{SS}) unless otherwise stated.

DC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
 Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

CLOCKin Tolerance Characteristics

	Characteristics	Min.	Typ.‡	Max.	Units	Test Conditions
1	CLOCKin (C4i) Frequency	4095.6	4096	4096.4	kHz	

AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
 Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

Preferred Crystal Characteristics

Nominal Frequency Frequency Tolerance	4096 kHz ±100 ppm @25°C
Operating Temperature	-40°C to +85°C
Shunt Capacitance	7pF Maximum
Drive Level	5 mW
Series Resistance	130 Ω maximum
Load Capacitance	20 pF
Frequency Stability	±0.003%/°C from 25°C

AC Characteristics[†] for A/D (Transmit) Path - 0dBm0 = $1.421V_{rms}$ for μ -Law and $1.477V_{rms}$ for A-Law, at the CODEC. (V_{Ref} =1.0 volts and V_{Bias} =2.5 volts.)

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Analog input equivalent to overload decision	A _{Li3.17} A _{Li3.14}		5.79 6.0		Vp-р Vp-р	μ-Law A-Law Both at CODEC
2	Absolute half-channel gain $M \pm to PCM$	G _{AX1} G _{AX2}	5.0 14.3	6.0 15.3	7.0 16.3	dB dB	Transmit filter gain=0dB setting. Digital gain=0dB setting. TxINC = 0* TxINC = 1*
	MIC + to PCM	G _{AX3} G _{AX4}	9.5 18.8	11 20.3	12.5 21.8	dB dB	TxINC = 0* TxINC = 1*
	AUXin to PCM	G _{AX5} G _{AX6}	9.5 18.8	11 20.3	12.5 21.8	dB dB	TxINC = 0* TxINC = 1* @1020 Hz
	Tolerance at all other transmit filter settings (1 to 7dB)		-0.2		+0.2	dB	
3	Gain tracking vs. input level CCITT G.714 Method 2	G _{TX}	-0.3 -0.6 -1.6		0.3 0.6 1.6	dB dB dB	3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
4	Signal to total Distortion vs. input level CCITT G.714 Method 2	D _{QX}	35 29 24			dB dB dB	0 to -30 dBm0 -40 dBm0 -45 dBm0
5	Transmit Idle Channel Noise	N _{CX} N _{PX}		15 -71	16.5 -69	dBrnC0 dBm0p	μ-Law A-Law
6	Gain relative to gain at 1020Hz <50Hz 60Hz 200Hz 300 - 3000 Hz 3000 - 3400 Hz 4000 Hz >4600 Hz	G _{RX}	-0.25 -0.9		-25 -30 0.0 0.25 0.25 -12.5 -25	dB dB dB dB dB dB dB	
7	Absolute Delay	D _{AX}		360		μs	at frequency of minimum delay
8	Group Delay relative to D_{AX}	D _{DX}		750 380 130 750		μs μs μs μs	500-600 Hz 600 - 1000 Hz 1000 - 2600 Hz 2600 - 2800 Hz
9	Power Supply Rejection f=1020 Hz f=0.3 to 3 kHz f=3 to 4 kHz f=4 to 50 kHz Electrical Characteristics are over recomme	PSSR PSSR1 PSSR2 PSSR3	37 40 35 40			dB dB dB dB	100mVRMS V _{DD} μ-law PSSR1-3 not production tested

AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
 Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
 * Note: TxINC, refer to Control Register 2, address 0Fh.

AC Characteristics[†] for D/A (Receive) Path - 0dBm0 = $1.421V_{rms}$ for μ -Law and $1.477V_{rms}$ for A-Law, at the CODEC. (V_{Ref} =1.0 volts and V_{Bias} =2.5 volts.)

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Analog output at the CODEC full scale	A _{Lo3.17} A _{Lo3.14}		5.704 5.906		Vр-р Vр-р	μ-Law A-Law
2	Absolute half-channel gain PCM to HSPKR± PCM to SPKR± PCM to AUXout	G _{AR1} G _{AR2} G _{AR3} G _{AR4}	-13.1 -10.6 -1.0 -14	-12.1 -9.6 0 -12	-11.1 -8.6 1.0 -10	dB dB dB dB	Receive filter gain = 0dB setting. Digital gain = 0dB setting. RxINC = 0* RxINC = 1*
							@1020 Hz
	Tolerance at all other receive filter settings (-1 to -7dB)		-0.2		+0.2	dB	
3	Gain tracking vs. input level CCITT G.714 Method 2	G _{TR}	-0.3 -0.6 -1.6		0.3 0.6 1.6	dB dB dB	3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
4	Signal to total distortion vs. input level CCITT G.714 Method 2	G _{QR}	35 29 24			dB dB dB	0 to -30 dBm0 -40 dBm0 -45 dBm0
5	Receive Idle Channel Noise	N _{CR} N _{PR}		13 -78.5	15.5 -77	dBrnC0 dBm0p	μ-Law A-Law
6	Gain relative to gain at 1020Hz 200Hz 300 - 3000 Hz 3000 - 3400 Hz 4000 Hz >4600 Hz	G _{RR}	-0.25 -0.90		0.25 0.25 0.25 -12.5 -25	dB dB dB dB dB	
7	Absolute Delay	D _{AR}		240		μs	at frequency of min. delay
8	Group Delay relative to D _{AR}	D _{DR}		750 380 130 750		μs μs μs μs	500-600 Hz 600 - 1000 Hz 1000 - 2600 Hz 2600 - 2800 Hz
9	Crosstalk D/A to A/D A/D to D/A	CT _{RT} CT _{TR}			-74 -80	dB dB	G.714.16

AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
 Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 * Note: RxINC, refer to Control Register 2, address 0Fh.

AC Electrical Characteristics[†] for Side-tone Path

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Absolute path gain Gain adjust = 0dB	G _{AS1} G _{AS2}	-17.2 -14.7	-16.7 -14.2	-16.2 -13.7	dB dB	TxINC, RxINC both 0* TxINC, RxINC both 1* M± inputs to HSPKR± outputs 1000 Hz
	All other settings (-9.96 to +9.96dB)	G _{AS} G _{AS}	-0.3 -0.3		+0.3 +0.3	dB dB	SIDEA/u=0 SIDEA/u=1 from nominal relative measurements w.r.t. G _{AS1} & G _{AS2}

AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
 Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 * Note: RxINC and TxINC, refer to Control Register 2, address 0Fh.

AC Characteristics[†] for Auxiliary Analog LoopbackPath

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Absolute gain for analog loopback from Auxiliary port.						
	AUXin to HSPKR±	G _{AA1} G _{AA2}	-3.1 -0.6	-1.1 1.4	0.9 3.4	dB dB	RxINC = 0* RxINC = 1*
	AUXin to SPKR±	G _{AA3}	3.0	5.0	7.0	dB	
	AUXin to AUXout	G _{AA4}	-9	-7	-5	dB	@1020 Hz

AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
 Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 * Note: RxINC, refer to Control Register 2, address 0Fh.

AC Electrical Characteristics[†] for Ringer Tone

	Characteristics	Sym.	Typ.‡	Units		Test C	onditions
1	Ringer Tone Output voltage (SPKR+ to SPKR-)	$\begin{array}{c} V_{R0} \\ V_{R-4} \\ V_{R-8} \\ V_{R-12} \\ V_{R-16} \\ V_{R-20} \\ V_{R-24} \\ V_{R-28} \end{array}$	6.0 3.79 2.39 1.51 951 600 379 239	Vp-p Vp-p Vp-p mVp-p mVp-p mVp-p mVp-p	<u>Gain2</u> 0 0 1 1 1 5 Gain3 = load>3		<u>Gain0</u> 0 1 0 1 0 1 0 1 cross SPKR±

† AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.

‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.

Electrical Characteristics[†] for Analog Outputs

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Earpiece load impedance	E _{ZL}	260	300		ohms	across HSPKR±
2	Allowable Earpiece capacitive load	E _{CL}		300		pF	each pin: HSPKR+, HSPKR-
3	Earpiece harmonic distortion	E _D			0.5	%	300 ohms load across HSPKR \pm (tol-15%), VO \leq 693mV _{RMS} , RxINC=1*, Rx gain=0dB
4	Speaker load impedance	S _{ZL}	34	40		ohms	across SPKR±
5	Allowable Speaker capacitive load	S _{CL}		300		pF	each pin SPKR+, SPKR-
6	Speaker harmonic distortion	S _D			0.5	%	40 ohms load across SPKR± (tol-15%), VO ≤ 6.2Vp-p, Rx gain=0dB

† Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
 ‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 * Note: RxINC, refer to Control Register 2, address 0Fh.

Electrical Characteristics[†] for Analog Inputs


	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Input voltage without overloading CODEC						
	at MIC+	V _{IOLM}		1.63 0.580		Vp-p Vp-p	$\begin{array}{l} TxINC=0, \ A/\underline{\mu}=0^{*}\\ TxINC=1, \ A/\mu=1^{*} \end{array}$
	at AUXin	V _{IOLA}		1.63 0.580		Vp-р Vp-р	TxINC = 1, $A/\mu = 0^*$ TxINC = 1, $A/\mu = 1^*$
	across M+/M-	V _{IOLH}		2.90 1.03		Vp-p Vp-p	TxINC = 0, $A/\mu = 0^*$ TxINC = 1, $A/\mu = 1^*$
							Tx filter gain=0dB setting
2	Input impedance	Z _I Z _{IA}	50 10			kΩ kΩ	M+/M-, MIC+ AUXin to V _{SS}


 \dagger Electrical Characteristics are over recommended temperature range & recommended power supply voltages. \ddagger Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing. \ast Note: TxINC and A/ μ and refer to Control Register 2, address 0Fh.

AC Electrical Characteristics[†] - ST-BUS Timing (See Figure 12)

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	C4i Clock Period	t _{C4P}		244		ns	
2	C4i Clock High period	t _{C4H}		122		ns	
3	C4i Clock Low period	t _{C4L}		122		ns	
4	C4i Clock Transition Time	t _T		20		ns	
5	F0i Frame Pulse Setup Time	t _{F0iS}	50			ns	
6	F0i Frame Pulse Hold Time	t _{F0iH}	50			ns	
7	DSTo Delay	t _{DSToD}		100	125	ns	$C_L = 50 pF$, 1k Ω load.*
8	DSTi Setup Time	t _{DSTiS}	30			ns	
9	DSTi Hold Time	t _{DSTiH}	30			ns	

† Timing is over recommended temperature range & recommended power supply voltages.
 ‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
 * Note: All conditions → data-data, data-HiZ, HiZ-data.






MT9196

AC Electrical Characteristics[†] - SSI BUS Synchronous Timing (see Figure 13)

	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	BCL Clock Period	t _{BCL}	244		1953	ns	BCL=4096 kHz to 512 kHz
2	BCL Pulse Width High	t _{BCLH}		122		ns	BCL=4096 kHz
3	BCL Pulse Width Low	t _{BCLL}		122		ns	BCL=4096 kHz
4	BCL Rise/Fall Time	t _R /t _F		20		ns	Note 1
5	Strobe Pulse Width	t _{ENW}		8 x t _{BCL}		ns	Note 1
6	Strobe setup time before BCL falling	t _{SSS}	80		t _{BCL} -80	ns	
7	Strobe hold time after BCL falling	t _{SSH}	80		t _{BCL} -80	ns	
8	Dout High Impedance to Active Low from Strobe rising	t _{DOZL}			90	ns	C _L =150 pF, R _L =1K
9	Dout High Impedance to Active High from Strobe rising	t _{DOZH}			90	ns	C _L =150 pF, R _L =1K
10	Dout Active Low to High Impedance from Strobe falling	t _{DOLZ}			90	ns	C _L =150 pF, R _L =1K
11	Dout Active High to High Impedance from Strobe falling	t _{DOHZ}			90	ns	C _L =150 pF, R _L =1K
12	Dout Delay (high and low) from BCL rising	t _{DD}			90	ns	C _L =150 pF
13	Din Setup time before BCL falling	t _{DIS}	50			ns	
14	Din Hold Time from BCL falling	t _{DIH}	50			ns	

† Timing is over recommended temperature range & recommended power supply voltages.
‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. NOTE 1: Not production tested, guaranteed by design.






	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Bit Cell Period	T _{DATA}		7812 3906		ns ns	BCL=128 kHz BCL=256 kHz
2	Frame Jitter	Т _ј			600	ns	
3	Bit 1 Dout Delay from STB going high	t _{dda1}			T _j +600	ns	C _L =150 pF, R _L =1K
4	Bit 2 Dout Delay from STB going high	t _{dda2}	600+ Т _{DATA} -Т _j	600+ T _{DATA}	600 + T _{DATA} +T _j	ns	C _L =150 pF, R _L =1K
5	Bit n Dout Delay from STB going high	t _{ddan}	600 + (n-1) x T _{DATA} -T _j	600 + (n-1) x T _{DATA}	600 + (n-1) x T _{DATA} +T _j	ns	C _L =150 pF, R _L =1K n=3 to 8
6	Bit 1 Data Boundary	T _{DATA1}	T _{DATA} -T _j		T _{DATA} +T _j	ns	
7	Din Bit n Data Setup time from STB rising	t _{SU}	T _{DATA} \2 +500ns-T _j +(n-1) x T _{DATA}			ns	n=1-8
8	Din Data Hold time from STB rising	t _{ho}	T _{DATA} \2 +500ns+T _j +(n-1) x T _{DATA}			ns	

AC Electrical Characteristics[†] - SSI BUS Asynchronous Timing (note 1) (see Figure 14)

† Timing is over recommended temperature range & recommended power supply voltages.

⁺ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing. NOTE 1: Not production tested, guaranteed by design.





	Characteristics	Sym.	Min.	Typ.‡	Max.	Units	Test Conditions
1	Input data setup	t _{IDS}	100			ns	
2	Input data hold	t _{IDH}	30			ns	
3	Output data delay	t _{ODD}			100	ns	$C_{L} = 150 pF, R_{L} = 1K *$
4	Serial clock period	t _{CYC}	500	1000		ns	
5	SCLK pulse width high	t _{CH}	250	500		ns	
6	SCLK pulse width low	t _{CL}	250	500		ns	
7	CS setup-Intel	t _{CSSI}	200			ns	
8	CS setup-Motorola	t _{CSSM}	100			ns	
9	CS hold	t _{CSH}	100			ns	
10	\overline{CS} to output high impedance	t _{OHZ}			100	ns	C _L = 150pF, R _L = 1K

AC Electrical Characteristics[†] - Microport Timing (see Figure 15)

† Timing is over recommended temperature range & recommended power supply voltages.
 ‡ Typical figures are at 25°C and are for design aid only: not guaranteed and not subject to production testing.
 * Note: All conditions → data-data, data-HiZ, HiZ-data.

Data Sheet





Figure 15 - Serial Microport Timing Diagram



APPRD.	DATE	ACN	ISSUE	© Zarlink	5. Dim 5. Dim 5. Dim				Seatir	Base													
	20Apr95	7010		Semiconducto	otes: Controlling [Dimension / Dimensions Dimensions Dimensions	I				se Plane						Area 💹	Index						
	25Nov97	203532	2	Zarlink Semiconductor 2005. All rights reserved	eB & &1 ⊗]						-1 2					z	
	15Jul02	213102	3	hts reserved.	ions are in inche: and L are measur 1 do not include A are measured eC are measured]												
	02Dec05	CDCA	4		in inches e measured t include mo easured with measured at	e.	-				 ※ 			ל			\gg		\gg			$\langle \rangle$	
		Í			sions are in inches and L are measured with the package seated in the Seating E1 do not include mould flash or protrusions. Mould flash or eA are measured with leads constrained to be perpendicular eC are measured at the lead tips with the leads unconstrain]						N /2						
		ZARLIN			age seater protrusions ained to b with the	<u>Α</u>	-			i i	A2					₊			Ē				
		LINK			d in the Seating Pl . Mould flash or pr be perpendicular to leads unconstrained																		
		DP / E	Previous package codes		ting Plane or protrusion shall not exceed 0.010 inch. Ilar to plane T. strained; eC must be zero or greater.	eB)		rn						2	B1 Max	B Min		<u>}</u>
				Pack	ed 0.010 greater.		Conforms	Z	_	еB	еA	ወ	E1	ш	D1	D	C	B1	в	A2	A1	A	
GPD)]	28 lead		Package Code	inch.			28	2.92		15.24	2.54	12.32	15.24	0.13	35.05	0.20	0.76	0.36	3.18	0.38		Min
GPD00072))	600mils		DA			to Jedec MS	00	5.08		BSC	BSC	14.73	15.88		0.	0.38	1.78	0.56	4.95		6.35	mm
/2)	is PDIP		-			MS-011AB ISS.B	28	0.115 (0.600	0.100	0.485 0.580	0.600	0.005	1.380	0.008	0.030	0.014	0.125	0.015		Min
		-					ISS.B		0.200	0.700	BSC	BSC	0.580	0.625		1.565	0.015	0.070	0.022	0.195		0.250	Max Inches

APPRD.	DATE	ACN	ISSUE	© Zarlini	
	15Aug94	5958		Zarlink Semiconductor 2002 All rights reserved	
	10Sep99	8 207469	2	uctor 2002 A	42/.048 342/.048 31/2 41 dimensions and tol All dimensions D1 and E1 Allowable mould protrusi parting line, that is D condition at the upper Controlling dimensions "N" is the number of Not To Scale Dimension R required
				II rights rese	and tole required f
	22Mar02	212422	بی 	rved.	Pin 1 Id Pin 1
					H2/048 H2/048 H2/048 H2/048 Fin 1 Identifier Fin 2 Fin
		Í			mum bend.
			/		ANSI Y side. Dir red at t
					SI Y14.5M-1982 protrusions. Dimensions D1 and E1 letermined at the extreme material
					at the ma
	; ;				Plane Plane A_1 The material A_2 A_1 A_2 A_1 A_2 A_1 A_2 A_1 A_2 A_1 A_2 A_1 A_2 A_1 A_2 A_1 A_2 A_1 A_2 A_1 A_2 A_1 A_2 A_2 A_1 A_2 A_1 A_2 A_2 A_1 A_2 A_2 A_1 A_2 A_2 A_1 A_2 A_2 A_1 A_2 A_2 A_1 A_2 A_2 A_3 A_4 A_1 A_2 A_1 A_2 A_2 A_3 A_4 A_1 A_2 A_2 A_3 A_3 A_4 A_1 A_2 A_3 A_3 A_3 A_4 A_3 A_3 A_3 A_4 A_3 A_3 A_3 A_4 A_3 A_3 A_3 A_4 A_3
		—	Previous		n <u>R.025/</u> .045 D2/E2 D2/E2
		, T			
		∕ ₽	package codes		
			Po	Pack	trol Dimensions in inches 110 Dimensions 110 Difference 110 Differ
		N 00	icka	Package Code	
		0 0 0	0e		iern. Dimensions in millimetres MIN MAX 1.19 4.57 2.32 12.57 1.43 11.58 1.85 5.56 1.85 5.56 1.85 5.56 1.85 5.56 1.27 BSC rres II.43 11.58 1.58 1.58 1.58 1.58 1.58 1.58 1.58
		lead PLCC	Packaae Outline for	QA	
			ine		
			for		



For more information about all Zarlink products visit our Web Site at

www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE